


Compal LA-G131P
CFL-H MB Schematic Document

Rev: 1.0
2018.06.08

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Sheet	
				Size	Document Number
				Custom	LA-G131P
				Date:	Friday, July 06, 2018
				Sheet	1 of 68
				Rev	0.3

Coffee Lake H Block Diagram



Board ID Table for AD channel

Vcc Ra	3.3V +/- 1%				
Board ID /PCB Revision	Rb	V _{AD_RID} min	V _{AD_RID} TYP	V _{AD_RID} Max	EC AD3
0 -> 0.1	0		0 V	0.300 V	0x00 - 0x13
1 -> 0.2	12K +/- 1%	0.347 V	0.354 V	0.36 V	0x14 - 0x1E
2 -> 0.3	15K +/- 1%	0.423 V	0.430 V	0.438 V	0x1F - 0x25
3 -> 0.4	20K +/- 1%	0.541 V	0.550 V	0.559 V	0x26 - 0x30
4 -> 0.5	27K +/- 1%	0.691 V	0.702 V	0.713 V	0x31 - 0x3A
5 -> 0.6	33K +/- 1%	0.807 V	0.819 V	0.831 V	0x3B - 0x45
6 -> 0.7	43K +/- 1%	0.978 V	0.992 V	1.006 V	0x46 - 0x54
7 -> 0.8	56K +/- 1%	1.169 V	1.185 V	1.200 V	0x55 - 0x64
8 -> 0.9		1.398 V	1.414 V	1.430 V	0x65 - 0x76
9 -> 1.0	100K +/- 1%	1.634 V	1.650 V	1.667 V	0x77 - 0x87
10 -> 1.1	130K +/- 1%	1.849 V	1.865 V	1.881V	0x88 - 0x96
11 -> 1.2	160K +/- 1%	2.015 V	2.031 V	2.046 V	0x97 - 0xA4
12 -> 1.3	200K +/- 1%	2.185 V	2.200 V	2.215 V	0xA5 - 0xAF
13 -> 1.4	240K +/- 1%	2.316V	2.329V	2.343V	0xB0 - 0xB7
14 -> 1.5	270K +/- 1%	2.395V	2.408V	2.421V	0xB8 - 0xBF
15 -> 1.6	330K +/- 1%	2.521 V	2.533V	2.544 V	0xC0 - 0xC9
16 -> 1.7	430K +/- 1%	2.667 V	2.677 V	2.687 V	0xCA - 0xD4
17 -> 1.8	560K +/- 1%	2.791 V	2.800 V	2.808 V	0xD5 - 0xDD
18 -> 1.9	750K +/- 1%	2.905 V	2.912 V	2.919 V	0xDE - 0xF0
19 -> 2.0	NC	3.000 V	3.000 V		0xF1 - 0xFF

BOM Structure Table (1/2)

Function	Stuff	Note
Unit SKU	UMA@	
	DIS@	
Project SKU	Y730@	
Project SKU	15@	
	17@	
CFL-H SKU	CPU1@	I5-8300H-R1
	CPU2@	I7-8750H-R1
	CPU3@	I5-8300H
	CPU4@	I7-8750H
	CPU5@	I5-8300H-R3
	CPU6@	I7-8750H-R3
DGPU SKU	N17@	
	N18@	
PCH SKU HM370	PCH1@	SR40B-R1
	PCH2@	QNYF
	PCH3@	SR40B-R3
N17x SKU	GPU1@	I050Ti-R1
	GPU2@	I050Ti-R3
VRAM 4G	M4G@	X7678038L01
	H4G@	X7678038L02
	S4G@	X7678038L03
EC	9542@	
	9022@	
eSPI I/F	ESPI@	
	LPC@	
Debug	CMC@	
	DCI@	
Panel SKU	GSYNC@	
	NOGSYNC@	
Intel TBT TR	TBT@	
Intel CNVi	CNVi@	
LAN Mode	8111H_SW@	
	8111H_LDO@	
G Sensor	GSEN@	
ME Connector	ME@	
EMI Components	EMI@	@EMI@
ESD Components	ESD@	@ESD@
RF Components	RF@	@RF@

HSIO Port Table(PCH) HM370

HSIO Port	Capable	USB3.0	PCIe	SATA	Device	PCIe CLK&CLKREQ	NOTE
0	USB3.1_1(OTG)	1			USB3.1 PORT 1		Left Back
1	USB3.1_2	2			USB3.1 PORT 2		Right Back
2	USB3.1_3	3			USB3.1 PORT 3		Right Front
3	USB3.1_4	4					
4	USB3.1_5	5					
5	USB3.1_6	6					
6	USB3.1_7	7					
7	USB3.1_8	8					
8							
9							
10							
11							
12							
13							
14	PCIe_9 / GbE		9				
15	PCIe_10		10				
16	PCIe_11 / SATA_0A		11	0	HDD		
17	PCIe_12 / GbE / SATA_1A		12	1			
18	PCIe_13 / GbE / SATA_0B		13	0	LAN	CLK2 & CLKREQ#2	
19	PCIe_14 / SATA_1B		14	1	WLAN+BT NGFF	CLK3 & CLKREQ#3	
20	PCIe_15 / SATA_2		15	2			
21	PCIe_16 / SATA_3		16	3			
22	PCIe_17 / SATA_4		17	4			
23	PCIe_18 / SATA_5		18	5	NGFF SSD	CLK1 & CLKREQ#1	Support SATA function on SATA#4
24	PCIe_19		19				
25	PCIe_20		20				
26	PCIe_21		21				
27	PCIe_22		22		Thunderbolt Intel Titan Ridge SP	CLK0 & CLKREQ#0	
28	PCIe_23		23				
29	PCIe_24		24				

HSIO Port Table(CPU)

HSIO Port	Device	PCIe CLK&CLKREQ	HPD
PEG	DGPU (DIS)	CLK4 & CLKREQ#4	
DDI1	NA		NA
DDI2	NA		NA
DDI3	NA		NA
eDP	Embedded Display		EDP_HPDP

Power State

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
S0 (Full ON)	HIGH	HIGH	HIGH		ON	ON	ON	ON
S3 (Suspend to RAM)	LOW	HIGH	HIGH		ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	HIGH		ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW		ON	OFF	OFF	OFF

USB2.0 Port Table

USB2	Function
1	USB3.1 PORT 1
2	USB3.1 PORT 2
3	USB3.1 PORT 3
4	Anti-ghost IT8176
5	TBT TYPE-C
6	LED Controller IT8295
7	Camera
8	XBOX
9	Tobii
10	
11	
12	
13	
14	WLAN+BT NGFF

PCH SMBUS Address Table

PCH_SMBUS Net Name	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
PCH_SMBCLK PCH_SMBDATA	+3V_PCH_PRIM	JDIMM1	0X50	0XA0	0XA1
		JDIMM3	0X52	0XA4	0XA3
PCH_SML0CLK PCH_SML0DATA	+3VS	NA			
PCH_SML1CLK PCH_SML1DATA	+3VS	EC	TBC	TBC	TBC

EC SMBUS Address Table

EC_SMBUS Port	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
SMBUS Port1 EC_SMB_CK1 EC_SMB_DA1	+3VLP_EC	BAT	0x16	TBC	TBC
		CHGR	0x09	0x12	0x13
		TBT	Reserved	TBC	TBC
SMBUS Port2 EC_SMB_CK2 EC_SMB_DA2	+3VS	Current Mon 1	0x41	0x82	0x83
		Current Mon 2	0x40	0x80	0x81
		PCH	TBC		
		GPU	0x9E/0x9F	TBC	TBC
		Smart Amp	0x4C	0x98	0x99
		THERMAL	0x4D	0x9A	0x9B
SMBUS Port4 EC_SMB_CK4 EC_SMB_DA4	+3VS	USB3.1 re-driver	0x29	0x52	0x53
		G-sensor	0x1F	0x3E	0x3F
		Anti-ghost	TBC		


I2C Address Table

I2C Port	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
I2C_0_SCL I2C_0_SDA	+3VS	EC KB9542	TBC	TBC	TBC
I2C_1_SCL I2C_1_SDA	+3VS	Touch Pad	0x15	TBC	TBC

Voltage Rails

Power Plane	Description	S0	S0ix	S3	S4/S5	DS3
VIN	Adapter power supply	N/A	N/A	N/A	N/A	N/A
BATT+	Battery power supply	N/A	N/A	N/A	N/A	N/A
+19VB	AC or battery power rail for power circuit	N/A	N/A	N/A	N/A	N/A
+VCC_CORE	Core voltage for CPU	ON	OFF	OFF	OFF	OFF
+VCC_SA	System Agent voltage Supply	ON	OFF	OFF	OFF	OFF
+VCC_GT/+VCC_GTX	Sliced graphics power rail	ON	OFF	OFF	OFF	OFF
+0.6VS_VTT	DDR +0.6VS power rail for DDR terminator	ON	OFF	OFF	OFF	OFF
+VCC_EOPIO/+VCC_EDRAM	Processor EOPIO/EDRAM supply	ON	OFF	OFF	OFF	OFF
+1.05VALW	System +1.0V power rail	ON	ON	ON	ON*	OFF
+0.95VS_VCCIO	+1.0VS IO power rail	ON	ON	OFF	OFF	OFF
+1.05V_VCCMPHY	+1.0V power for PCH MODPHY rails	ON/OFF	ON/OFF	ON/OFF	ON/OFF	OFF
+0.95VS_DGPU	+0.95VS power rail for GPU	ON	OFF	OFF	OFF	OFF
+1.2V_VDDQ	DDR4 +1.2V power rail	ON	ON	ON	OFF	ON
+1.5VS_MEM_GFX	+1.5VS power rail for GPU/VRAM	ON	OFF	OFF	OFF	OFF
+1.8VALW	System +1.8V power rail	ON	ON	ON	ON*	OFF
+1.8VS	System +1.8VS power rail	ON	ON	OFF	OFF	OFF
+1.8VGS	+1.8VS power rail for GPU	ON	OFF	OFF	OFF	OFF
+2.5V	DDR4 +2.5Vpp power rail	ON	ON	ON	OFF	ON
+3VALW	System +3VALW always on power rail	ON	ON	ON	ON*	ON
+3VALW_DS	+3VALW power for PCH suspend rails	ON	ON	ON	ON*	ON
+3VALW_DS	+3VALW power for PCH DSW rails	ON	ON	ON	ON*	ON
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON	ON	ON
+3VS	System +3VS power rail	ON	ON	OFF	OFF	OFF
+3VGS	+3VS power rail for GPU	ON	OFF	OFF	OFF	OFF
+5VALW	System +5VALW power rail	ON	ON	ON	ON*	ON
+5VS	System +5VS power rail	ON	ON	OFF	OFF	OFF
+3VL_RTC	RTC power	ON	ON	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF








G3→S0

S0→S3

S3 →S0

S0→S5






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-G131P
				Date: Friday, July 06, 2018	Rev 0.3
				Sheet 6	of 68


CHANNEL-A

Interleaved Memory



CHANNEL-B



Interleaved Memory





Security Classification		Compal Secret Data		Title	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CFL-H(3/8)DIMMB	
Size Custom	Document Number	Rev		0.3	
LA-G131P		Date:		Friday, July 06, 2018	
Sheet		8		of 68	

PEG&DMI






1. The total Length of Data and Clock (from CPU to each VR) must be equal (± 0.1 inch).
2. Route the Alert signal between the Clock and the Data signals.
3. Place those resistors close CPU side.





Bifurcation	Link Width			CFG Signals			Lanes																
	0:10	0:11	0:12	CFG [6]	CFG [5]	CFG [2]	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
1x16	x16	N/A	N/A	1	1	0	1	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1x16 Reversed	x16	N/A	N/A	1	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
2x8	x8	x8	N/A	1	0	1	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	
2x8 Reversed	x8	x8	N/A	1	0	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
1x8+2x4	x8	x4	x4	0	0	1	0	1	2	3	4	5	6	7	0	1	2	3	0	1	2	3	
1x8+2x4 Reversed	x8	x4	x4	0	0	0	3	2	1	0	3	2	1	0	7	6	5	4	3	2	1	0	



<pre> The signals have a default value of 1 if not terminated on the bus. CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted 1 = (Default) Normal operation 0 = Stall. CFG[2]: PCI Express* Static x16 Lane Numbering Reversal. 1 = Normal operation 0 = Lane numbers reversed. CFG[4]: aSB enable: 1 = Disabled. 0 = Enabled. CFG[6:5]: PCI Express* Bifurcation: 00 = 1 xS, 2 x4 PCI Express* 01 = reserved 10 = 2 x8 PCI Express* 11 = 1 x16 PCI Express* CFG[7]: PEG Training: 1 = (default) PEG Train immediately following RESET# de assertion.. 0 = PEG Wait for BIOS for trainings. </pre>

*CFG Pin Use CMC debug on DDX03 R02 Schematic













Security Classification		Compal Secret Data		Title	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Compal Electronics, Inc. PCH(2/8)CLK/CNV1/SD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-G131P
				Date	Friday, July 06, 2018
				Sheet	15 of 68






Security Classification		Compal Secret Data		Compal Electronics, Inc. PCIE/SATA/USB3/eSPI		
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-G131P	0.3
				Date:	Friday, July 06, 2018	Sheet 17 of 68








Timing diagram for GSYNC_STRAP signal. The signal is high for 10K 0201 5% and low for 10K 0201 5%. It is connected to RH196 and RH197. The diagram shows the signal transitions and the timing of the GSYNC@ and NOGSYNC@ signals.

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



GPIO Group	Voltage
GPPA	LPC: 3.3V eSPI: 1.8V *
GPPB GPPC	3.3V
GPPD	1.8V for SOC_DMIC * 3.3V for IR_DMIC
GPPF	3.3V
GPPG	3.3V
GPPH GPPK	3.3V
GPPJ	3.3V Only
GPD	3.3V Only

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		2018/7/31	
2018/7/31		2018/7/31		2018/7/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Compal Electronics, Inc.		PCH(7/8)Power	
Date:		Friday, July 06, 2018		Sheet 20 of 68	
Size		Document Number		Rev	
Custom		LA-G131P		0.3	




CHANNEL-A

BOT REVERSE TYPE (4 mm)

Interleaved Memory



TOP: JDIMM1 CONN Non-ECC DIMM




SPD ADDRESS FOR CHANNEL A :
 WRITE ADDRESS: 0XA0
 READ ADDRESS: 0XA1
 SA0 = 0; SA1 = 0; SA2 = 0.
 DDR4 POR OPERATING SPEED: 1867 MT/S
 STRETCH GOAL IS 2133 MT/S

Layout Note:
Place near JDIMM1.257,259





Layout Note:
Place near JDIMM1.258



Layout Note:
PLACE THE CAP near JDIMM1. 164




Layout Note:
Place near JDIMM1



CHANNEL-B

TOP: JDIMM3 CONN Non-ECC DIMM




PLACE ALL THE BELOW RESISTORS CLOSE TO SODIMM


```
SPD ADDRESS FOR CHANNEL B :
WRITE ADDRESS: 0XA4
READ ADDRESS: 0XA3
SA0 = 0; SA1 = 1; SA2 = 0.
DDR4 POR OPERATING SPEED: 1867 MT/S
STRETCH GOAL IS 2133 MT/S
```

Layout Note:
Place near JDIMM3.257,259


Layout Note:
Place near JDIMM3.258




Layout Note:
PLACE THE CAP WITHIN 200 MILS
FROM THE JDIMM3




Layout Note:
Place near JDIMM3



Interleaved Memory




Part Number:SP07001CEA0
Part Value:S SOCKET FOX_AS0A826-H4SB-7H 260P DDR4



BOT

STD (4 mm)



For ECC DIMM


+1.2V

DIMM Side

CPU Side





VREF traces should be at least 20 mils wide with 20 mils spacing to other signals


Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DDRIV CHB: DIMM0		
				Size	Document Number	Rev
				LA-G13IP		0.3
Date: Friday, July 06, 2018				Sheet	23 of 68	




GDDR5 Mode H Mapping

	Address	DATA	Bus
	0..31	32..63	
CMD0	CS#		
CMD1	A3_BA3		
CMD2	A2_BA0		
CMD3	A4_BA2		
CMD4	A5_BA1		
CMD5	WE#		
CMD6	A7_A8		
CMD7	A6_A11		
CMD8	ABI#		
CMD9	A12_RFU		
CMD10	A0_A10		
CMD11	A1_A9		
CMD12	RAS#		
CMD13	RST#		
CMD14	CKE#		
CMD15	CAS#		
CMD16	CS#		
CMD17	A3_BA3		
CMD18	A2_BA0		
CMD19	A4_BA2		
CMD20	A5_BA1		
CMD21	WE#		
CMD22	A7_A8		
CMD23	A6_A11		
CMD24	ABI#		
CMD25	A12_RFU		
CMD26	A0_A10		
CMD27	A1_A9		
CMD28	RAS#		
CMD29	RST#		
CMD30	CKE#		
CMD31	CAS#		







+1.5VGS
1uF X 12
10uF_0603 X 6
22uF_0603 X 4
220uF X 2




POWER

GP107-ES-A1_BGA908




1*22uF+2*10uF+2*4.7uF+4*1uF





+1.0VS_DGPU
1uF_0402 X 4
4.7uF_0402 X 1
10uF_0603 X 2
22uF_0603 X 1

1*22uF+1*10uF+2*4.7uF+4*1uF




+1.8VSDGPU_MAIN
1uF_0402 X 4
4.7uF_0402 X 2
10uF_0603 X 2
22uF_0603 X 1

+1.8VSDGPU_MAIN
0.1uF_0402 X 1




+1.8VSDGPU_AON
0.1uF_0402 X 1
1uF_0402 X 1
4.7uF_0402 X 1



+1.8VSDGPU_MAIN
0.1uF_0402 X 2
1uF_0402 X 1
4.7uF_0402 X 2


IFPAB_RST RV342 1 DIS@ 2 1K 0402 1%
IFPCD_RST RV343 1 DIS@ 2 1K 0402 1%
IFPEF_RST RV344 1 DIS@ 2 1K 0402 1%




Under GPU, near AH8 Under GPU, near AF7 Under GPU, near AB8

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2018/7/31		Deciphered Date		2018/7/31		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						N17P POWER 4/7					
						Size		Document Number		Rev	
						Custom		LA-G131P		0.3	
						Date:		Friday, July 06, 2018		Sheet 27 of 68	

VDD and VDDS merge design




MF=1
Mirrored



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	N17P GDDR5 CHA 6/7	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD SYSTEMS, INC. WITHOUT THE WRITTEN AUTHORIZATION BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-G131P	0.3
				Date:	Friday, July 06, 2018	Sheet 29 of 68


MF=0
Normal

MF=1
Mirrored




Security Classification		Compal Secret Data		Compal Electronics, Inc. N17P GDDR5 CHB 7/7		
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DESIGN EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-G131P	0.3
				Date: Friday, July 06, 2018	Sheet 30 of 68	

+1.8V_AON/+1.8V_MAIN



+1.8VSDGPU_MAIN Discharge



+1.0VS_DGPU Discharge





Figure 8.7 Optimus Entry/Exit Timing Diagram

Table 8.1 Optimus Timing Parameters

Symbol	Description	Min	Max	Units
T0	PEX_RST# assertion to GPU_PWR_EN=0	>0	5	ms
T1	All GPU power rail up and stable to PEX_RST# de-assertion	0.1	5	ms

7.3.2.1 Power-Up Sequence

The following power-up sequence is required:

1V8_AON → 1V8_MAIN → NVVDD → NVVDD_S / PEX_DVDD → FBVDD(Q)

- ▶ All GPU power rails must ramp up after 1V8_AON.
- ▶ FBVDD(Q) should ramp up after NVVDD_S and PEX_DVDD.

All other 1.8V power rails can ramp up with 1V8_MAIN including PEX_HVDD and all PLLVDD rails; all other 1V power rails can ramp up with PEX_DVDD.

7.3.2.2 Power-Down Sequence

The following power-down sequence is required:

- ▶ NVVDD_S/PEX_DVDD must ramp down before NVVDD, all other power rails can ramp down together with NVVDD.
- ▶ For GDDR5x, VPP must be equal to or higher than FBVDD/Q at all times, use gate logic and discharge circuit as needed.
- ▶ All 3.3V devices that connect to the GPU must be ramp down before 1V8_AON; GPU can NOT have any 3.3V leakage path after 1.8V_AON and 1.8V_MAIN power down.
- ▶ The previous power rail must ramp down to 10% before the next power rail can start ramping down

Power Sequencing Requirement

GC6 2.1 requires the following power sequences. At GPU power up, first, the 1V8_MAIN power rails ramp up, followed by NVVDD_L, NVVDD_S then PEX_VDD and all other 1.0V power rails. And finally FBVDD/Q should power on. The following representation describes the required power sequencing for the GC6 2.1 system:

- ▶ Cold boot: Check Chapter :Power
- ▶ GC6 2.1 Exit: 1V8_MAIN > NVVDD_L > NVVDD_S > PEX_VDD or 1V8_MAIN > NVVDD_L > NVVDD_S > PEX_VDD

8.2.3 GC6 2.1 Entry/Exit Timing

The following timing diagram in Figure 8.15 and Table 8.2 describes the GC6 2.1 entry and exit sequence and timing requirements.







Figure 8.15 GC6 2.1 Entry/Exit Sequence Timing Diagram









W=20mils


Close JEDP pin 33



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				eDP / Camera		
				Size C	Document Number	Rev 0.3
				LA-G131P		
Date: Friday, July 06, 2018				Sheet	32	of 68





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI Size Document Number		
				LA-G131P Date: Friday, July 06, 2018		
				Sheet 33 of 68		



EMI


T2P 0402 50V/8J GEM1 CAT2 33 0402 5% 2 5 6V/1W 1 RA10

AUDIO_SMDAT0 → RA177 1 2 AUDIO_SMDAT0_R 0.0402 5%
 AUDIO_SMDAT0 → RA172 1 2 AUDIO_SMDAT0_L 0.0402 5%
 HDA_BIT_CLK_R → RA177 1 2 HDA_BIT_CLK_R 0.0402 5%
 HDA_SYNC_R → RA172 1 2 HDA_SYNC_R 0.0402 5%
 HDA_RST#_R → RA177 1 2 HDA_RST#_R 0.0402 5%
 HDA_SDOIN → RA172 1 2 HDA_SDOIN 0.0402 5%
 HDA_SDOIN → RA177 1 2 HDA_SDOIN 0.0402 5%
 HDA_SDOUT_R → RA172 1 2 HDA_SDOUT_R 0.0402 5%
 HDA_SDOUT_R → RA177 1 2 HDA_SDOUT_R 0.0402 5%
 DMIC_CLK → RA170 1 2 DMIC_CLK 0.0402 5%
 DMIC_CLK → RA169 1 2 DMIC_CLK 0.0402 5%
 DMIC_DAT → RA170 1 2 DMIC_DAT 0.0402 5%
 DMIC_DAT → RA169 1 2 DMIC_DAT 0.0402 5%
 I2S_LRCK_SA → RA170 1 2 I2S_LRCK_SA 0.0402 5%
 I2S_LRCK_SA → RA169 1 2 I2S_LRCK_SA 0.0402 5%
 I2S_DOUT_SA → RA170 1 2 I2S_DOUT_SA 0.0402 5%
 I2S_DOUT_SA → RA169 1 2 I2S_DOUT_SA 0.0402 5%
 SWF_SOZ#_R → RA170 1 2 SWF_SOZ#_R 0.0402 5%
 SWF_SOZ#_R → RA169 1 2 SWF_SOZ#_R 0.0402 5%
 I2S_DIN_SA → RA170 1 2 I2S_DIN_SA 0.0402 5%
 I2S_DIN_SA → RA169 1 2 I2S_DIN_SA 0.0402 5%
 I2S_BCLK_SA → RA170 1 2 I2S_BCLK_SA 0.0402 5%
 I2S_BCLK_SA → RA169 1 2 I2S_BCLK_SA 0.0402 5%
 C_MUTE#_R → RA170 1 2 C_MUTE#_R 0.0402 5%
 C_MUTE#_R → RA169 1 2 C_MUTE#_R 0.0402 5%
 SPK_L2+ → RA170 1 2 SPK_L2+ 0.0402 5%
 SPK_L2+ → RA169 1 2 SPK_L2+ 0.0402 5%
 SPK_L1- → RA170 1 2 SPK_L1- 0.0402 5%
 SPK_L1- → RA169 1 2 SPK_L1- 0.0402 5%
 SPK_R1- → RA170 1 2 SPK_R1- 0.0402 5%
 SPK_R1- → RA169 1 2 SPK_R1- 0.0402 5%
 SPK_R2+ → RA170 1 2 SPK_R2+ 0.0402 5%
 SPK_R2+ → RA169 1 2 SPK_R2+ 0.0402 5%
 PLUG_IN_R → RA170 1 2 PLUG_IN_R 0.0402 5%
 PLUG_IN_R → RA169 1 2 PLUG_IN_R 0.0402 5%
 4.7U 0402 6.3V/6M 2 || 1 C199 LDO3
 +3V/ALW → RA170 1 2 +3V/ALW 0.0402 5%
 +3V → RA170 1 2 +3V 0.0402 5%
 100K 0402 1% → RA170 1 2 100K 0402 1% 0.0402 5%




W=40mils

[37]




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HD Audio Codec, ALC3268		
				Size C	Document Number	Rev 0.3
				LA-G131P		
Date	Friday, Jul 06 2018			Sheet	35	n f 68


TAS5766 Smart Amp for 15" only



From ALC3268


ALC1304 Subwoofer Amp for 17" only






THERMAL SENSOR


For Smart Performance




GPU Fan



CPU Fan



SSD




Intelligent Cooling G-Sensor

TABLE


ACC2_SA0	Address Selection
H	32h (W) & 33h (R)
L	30h (W) & 31h (R)

TABLE


CS	Mode Selection
H	I2C Mode
L	SPI Mode




Lid Switch



Touch Pad



Keyboard




Bom Structure


VRAM 4G



Nvidia GPU SKU




Coffee Lake-H CPU SKU




Cannn Lake PCH HM370



Icon LED




15" KB LED




17" KB LED

XBOX Module connector



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	KB/TP/LID/XBOX/BOM S.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-G131P	Rev 0.3
				Date:	Friday, July 06, 2018
				Sheet	42 of 68


Power BTN




For 15"

For 17"


DCIN LED




CPU Fan Control Circuit Right Side




GPU Fan Control Circuit Left Side




PCB Screw Hole




CPU/GPU Thermal Standoff



Fiducial Mark




DDR Shielding Clip



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	FAN/LED/PBTN/PCB PN/SCREWS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-G131P	Rev 0.3
				Date: Friday, July 06, 2018	Sheet 43 of 68

SATA HDD

from PCH



PN:SA00007JU10

Equalizer control and program for channel A.
Internally tied to VDD/2 (M status).

A_EQ2	A_EQ1	EQ for channel loss
L	M	2.4dB
L	L	7.4dB
L	H	14.4dB
M	M	12.2dB(default)
M	L	9.4dB
M	H	13.3dB
H	M	6.2dB
H	L	11.2dB
H	H	5dB

Equalizer control and program for channel B.
Internally tied to VDD/2(M status).

B_EQ2	B_EQ1	EQ for channel loss
L	M	2.4dB
L	L	7.4dB
L	H	14.4dB
M	M	12.2dB(default)
M	L	9.4dB
M	H	13.3dB
H	M	6.2dB
H	L	11.2dB
H	H	5dB

Programmable output de-emphasis level setting for channel A.
Internally tied to VDD/2(M status).

A_DE	De_Emphasis
M	-3.5dB(Default)
L	0dB
H	-6dB


Programmable output de-emphasis level setting for channel B.
Internally tied to VDD/2(M status).

B_DE	De_Emphasis
M	-3.5dB(Default)
L	0dB
H	-6dB


De-emphasis width setting for channel A& B .
Internally tied to VDD/2(M status).


DEW	DE pulse duration optimized for
M	SATA 6Gbp/s(default)
L	SATA 6Gbp/s
H	SATA 3Gbp/s

For Power consumption Measurement




SATA HDD Conn.




[illegible][illegible]

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title USB3 Port 3 CONN.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				LA-G131P		0.3
Date: Friday, July 06, 2018				Sheet	45	of 68

MB_USB3.1 Conn. (Port 1)



MB_USB3.1 Conn. (Port 2)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB3 Port1/2 Conn.	
Size		Document Number		Rev	
Date:		Friday, July 06, 2018		Sheet 46 of 68	
LA-G131P		0.3			

Titan Ridge SP - High Speed (CIO, USB and PCIe) Parts

Polarity Reversal is allowed on CIO/USB/DP domains.
Need to be configured on NVM.



In case of unused high speed interface,
please leave pins open. No need for termination.



```
TR DP Configuration:
CIO x2 ports may be used
PCIe x4 lanes may be used
XPSNK x8 lanes may be used
USB 3.1 may be used (for debug only)
DPSRC may be used
```




Must use Metal shielded crystal for better noise immunity.

Security Classification	Compal Secret Data		Compal Electronics, Inc. Thunderbolt Titanrid (1/2)	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title Customer Document: Thunderbolt Titanrid (1/2) LA-6131P
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF IBM TO ANY OTHER PARTY AUTHORIZED BY COMPAL ELECTRONICS, INC. AND ITS TRADE SECRET INFORMATION. THE INFORMATION CONTAINED HEREIN MAY BE USED BY OR DISCLOSED TO A THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Rev 0.3	
Date:	2018	Sheet:	19	of 29








different from USB3.0 port's ESD




ESD Diode for CC1 CC2






Near UBL1's PIN7,19,27,29,39




IT8295FN
QFN-48

SKU	SKU_ID
15	0
17	1





CVL12 CF5022FDRK-05-NH
MEB




IT8176FN
QFN-48

SKU	SKU_ID
15	0
17	1




+1.05VALW TO +1.05VS_VCCSTG



I (Max) : 0.1 A(+1.2V_VCCSFR_OC)
 RON(Max) : 35 mohm
 Output PD R:250 ohm
 V drop : 0.003 V

+ 1.2V_VCCSFR_OC Load switch timing meet intel spec<= 240µs

For +1.8VALW Discharge




For Smart Performance (0608 remove)




Security Classification		Compal Secret Data		Title	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-G131P	0.3
Date: Friday, July 06, 2018				Sheet	54 of 68

1	2	3	4	5
A				
B				
C				
D				

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	Backup
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-G131P
				Date: Friday, July 06, 2018	Rev 0.3
				Sheet 55 of 69	




PH201 under CPU botten side :
CPU thermal protection at 93 +-3 degree C
Recovery at 56 +-3 degree C



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	PWR- BATTERY CONN/OTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	DLPY5 / Y7
				Customer	Rev 0.3
				Date: Friday, July 06, 2018	Sheet 56 of 69

Module model information
ISL95520A_Hybrid_Boost_V2.mdd



Security Classification		Compal Secret Data	
Issued Date	2018/7/31	Deciphered Date	2018/7/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPONENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		Compal Electronics, Inc.	
Size		PWR_CHARGER	
Document Number		Rev	
Date: Friday, July 06, 2018		Sheet 57 of 60	

(Common Part)
Choke 4.7uH SH00000YC00

POK need pull high, it will pull high on VS transfer circuit

Output capacitor ESR need follow below equation to make sure feed back loop stability

$$ESR = 20mV \cdot L \cdot f_{sw} / 2V$$

(Common Part)
Choke 4.7uH SH00000YC00

3.4V
FSW=355kHz
COP: 9.06A

$$V_{out2} = 2V * (1 + 13.7k/20k) = 3.4V$$

EN
Rising=1.6~0.3V

Need inform HW to change NET NAME

```
[38] VCOUT0 MAIN PWR ON <
```

[38] EC_ON

$$\text{OVP} = V_{\text{out}} * (112.5\% \sim 117.5\%)$$

$$OCP = V_{trip} / R_{dson} + I_{ripple} / 2$$

$$V_{trip} = I_{cs}(\text{min}) * R_{cs} / 8 + 1\text{mV}$$

Vcs=Ics*vcs should be in the range of 0.2~2V

$$V_{out} = V_{FB} * (1 + R_{top}/R_{bot})$$

$V_{FB} = 2V$

$$V_{os} = \sqrt{SQU(V_{omax}) + L * SQU(I) / C}$$

5.09V
FSW=300kHz

COP: 18.55A

$$V_{out1} = 2V * (1 + 30.9k / 20k) = 5.09V$$

Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	+3VALW/+5VALW	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document	Number
				Rev	0.3	
Date:				Friday, July 06, 2018	Sheet	58 of 69


```
RT8207P_single_V3.mdd    For Single layer
RT8207P_dual_V3.mdd      For Dual layer
```


```
RT8207P_single_V3.mdd    For Single layer
RT8207P_dual_V3.mdd      For Dual layer
```

0.675Volt	+/-	5%
TDC	0.7A	
Peak Current		1A

[illegible]


Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title RT8207P		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom		0.3
Date: Friday, July 06, 2018				Sheet	59 of 69	

Module model information
SY8032_V2.mdd




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				APL5930	
Size		Document Number		Rev	
Custom				0.3	
Date:		Friday, July 06, 2018		Sheet 60 of 69	

SY8286_V2_single.mdd
SY8286_V2_dual.mdd




SY8288_V2_single.mdd
SY8288_V2_dual.mdd



Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i> SY8286	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number
				Date: Friday, July 06, 2018	Sheet 61 of 69

```
Module model information
NCP81205_H42_V6A.mdd for IC portion
NCP81205_H42_V6B.mdd for SW portion
```



SKL	H42(N5W)
TDC@VCORE	56A
icclMax@VCORE	66A
OCF@VCORE	75A
TDC@VGT	39A
icclMax@VGT	56A
OCF@VGT	61A
TDC@VCCSA	10A
icclMax@VCCSA	11A
OCF@VCCSA	16.5A
Fsw	600KHz
DCR	0.9mOhm +/-7.7%

```
WC25A:
H42: IccMAXBSA= 11A RlccMAXBSA= 34.8K ---- PW109
RlccMAXBSA= IccMAX*2V/10uA/64A

H42: IOUTPWSA= 11A RlOUTPWSA=19.6K ---- PW102
RlOUTPWS= 2V/(g*(Rth+RCSRP))/IccMAX*DCR/(RSPRP+Rth+RCSRP)

H42: OCPWBSA= 16.5A RLIMPWSA=8.45K ---- PW101
RLIMPWS= 1.3V/(g*(Rth+RCSRP))/IoutLIMT*DCR/(RSPRP+Rth+RCSRP)

Load lineBSA= 9.1m
RlIMPWSA=1.4K ---- PW95
RWPSP= Load line/(RWPSP+Rth+RCSRP)/(g*(DCR)/(Rth+RCSRP))
```

CFL-H62 (45W)
IA: Max current=128A, loadline=1.8mohm,
GT: 0°1.52V, Max current=32A, loadline=2.7mohm
SA: 0°1.52V, Max current=11A, loadline=10.3mohm

OCF
IA: 154A
GT: 38.4A
SA: 16.5A
OVP
DAC+370mV

NCP81205 Operating Frequency Rosc=97.6
I/A, GT and SA are 600KHz

```

VBOOT: Debug setting
PR156 change from 24.9K to 169K

```

```





VCCODE:
H42 OCPWVcore= 75A RLIM=VCore=13.7K ----> PR129
RLIM= IoutLIMIT * LoadLine/I0
H42 IccMAXVcore= 68A RIccMAX2ph= 52.3K ----> PR154
RIccMAX2ph= (IccMAX2ph*2V)/(I0A*256A)
H42 IoutVcore= 68A RIOUTVcore=22.6K ----> PR120
RIOUT= 2* RLIM /(10*IOUTICOMAX * LoadLine)
H42 LoadLine/VCore= 1.8m RIccMAXVcore=113K ----> PR135,PR137,PR140
LoadLine=(RCS2+RCS1+Rth*(Rth+Rth))/(IOUTITOTAL * DCV/RSH

```

```

WCCGT:
H42  OCWGT* 61A RLIMHGT*16.2K ---- PR130
RLIME*ROUTLIMT * Load line)
H42  ICoMAGMT* 54A RIICoMAGX2pb* 42.2K ---- PR150
RIICoMAGX2pb (ICoMAGX2PB*2V )/ (10uA*256A)
H42  IoutGWT* 54A RIOUTGWT*24.9K ---- PR126
RIOUT* 2* RLIM /10 (RIOUTICoMAG * Load line)
H42  Load lineWGT* 2.65M RPHWGT*75K ---- PR139,PR141,PR144
Load line) (RC52*(RC81*Rth/(RC81+Rth)))*IOUTTOTAL * DCH/RPH

```




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title
THE SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				NCPB1205 PowerStage
Size	Document Number			Rev
0.3				0.3
Date	Friday, July 06, 2018			Sheet 03 of 09


VCC_CORE Place on CPU Back Side @ V09
22U_0603 *23 pcs+ 1U_0201*30 pcs
SIT
22U_0603 *11 pcs+ 1U_0201*30 pcs



VCC_GT Place on CPU Back Side @ V09
22U_0603 * 16 pcs +1U_0201* 20pcs



VCC_SA Place on CPU Back Side @ V09
22U_0603 *7pcs +1U_0201* 3pcs




```
+NVVDD
330uF X 4
22uF_0603 X 10
10uF_0603 X11+1
4.7uF_0603 X 2
```

The diagram illustrates the internal structure of the VGA core, showing various PCI components and their connections. The components are organized into three main sections, each with a 'Down size' label. The components are connected to a common bus labeled 'VGA_CORE'.

Top Section (PCI1411 to PCI1478):

- PCI1411: 10U_0402, 6.3V6M
- PCI1412: 10U_0402, 6.3V6M
- PCI1413: 10U_0402, 6.3V6M
- PCI1414: 10U_0402, 6.3V6M
- PCI1415: 10U_0402, 6.3V6M
- PCI1416: 10U_0402, 6.3V6M
- PCI1417: 10U_0402, 6.3V6M
- PCI1418: 10U_0402, 6.3V6M
- PCI1419: 10U_0402, 6.3V6M
- PCI1420: 10U_0402, 6.3V6M
- PCI1421: 10U_0402, 6.3V6M
- PCI1422: 10U_0402, 6.3V6M
- PCI1423: 10U_0402, 6.3V6M
- PCI1424: 10U_0402, 6.3V6M
- PCI1425: 10U_0402, 6.3V6M
- PCI1426: 10U_0402, 6.3V6M
- PCI1427: 10U_0402, 6.3V6M
- PCI1428: 10U_0402, 6.3V6M
- PCI1429: 10U_0402, 6.3V6M
- PCI1430: 10U_0402, 6.3V6M
- PCI1431: 10U_0402, 6.3V6M
- PCI1432: 10U_0402, 6.3V6M
- PCI1433: 10U_0402, 6.3V6M
- PCI1434: 10U_0402, 6.3V6M
- PCI1435: 10U_0402, 6.3V6M
- PCI1436: 10U_0402, 6.3V6M
- PCI1437: 10U_0402, 6.3V6M
- PCI1438: 10U_0402, 6.3V6M
- PCI1439: 10U_0402, 6.3V6M
- PCI1440: 10U_0402, 6.3V6M
- PCI1441: 10U_0402, 6.3V6M
- PCI1442: 10U_0402, 6.3V6M
- PCI1443: 10U_0402, 6.3V6M
- PCI1444: 10U_0402, 6.3V6M
- PCI1445: 10U_0402, 6.3V6M
- PCI1446: 10U_0402, 6.3V6M
- PCI1447: 10U_0402, 6.3V6M
- PCI1448: 10U_0402, 6.3V6M
- PCI1449: 10U_0402, 6.3V6M
- PCI1450: 10U_0402, 6.3V6M
- PCI1451: 10U_0402, 6.3V6M
- PCI1452: 10U_0402, 6.3V6M
- PCI1453: 10U_0402, 6.3V6M
- PCI1454: 10U_0402, 6.3V6M
- PCI1455: 10U_0402, 6.3V6M
- PCI1456: 10U_0402, 6.3V6M
- PCI1457: 10U_0402, 6.3V6M
- PCI1458: 10U_0402, 6.3V6M
- PCI1459: 10U_0402, 6.3V6M
- PCI1460: 10U_0402, 6.3V6M
- PCI1461: 10U_0402, 6.3V6M
- PCI1462: 10U_0402, 6.3V6M
- PCI1463: 10U_0402, 6.3V6M
- PCI1464: 10U_0402, 6.3V6M
- PCI1465: 10U_0402, 6.3V6M
- PCI1466: 10U_0402, 6.3V6M
- PCI1467: 10U_0402, 6.3V6M
- PCI1468: 10U_0402, 6.3V6M
- PCI1469: 10U_0402, 6.3V6M
- PCI1470: 10U_0402, 6.3V6M
- PCI1471: 10U_0402, 6.3V6M
- PCI1472: 10U_0402, 6.3V6M
- PCI1473: 10U_0402, 6.3V6M
- PCI1474: 10U_0402, 6.3V6M
- PCI1475: 10U_0402, 6.3V6M
- PCI1476: 10U_0402, 6.3V6M
- PCI1477: 10U_0402, 6.3V6M
- PCI1478: 10U_0402, 6.3V6M

Middle Section (PCI421 to PCI428):

- PCI421: 22U_0603, 6.3V6M
- PCI422: 22U_0603, 6.3V6M
- PCI423: 22U_0603, 6.3V6M
- PCI424: 22U_0603, 6.3V6M
- PCI425: 22U_0603, 6.3V6M
- PCI426: 22U_0603, 6.3V6M
- PCI427: 22U_0603, 6.3V6M
- PCI428: 22U_0603, 6.3V6M

Bottom Section (PCI412 to PCI419):

- PCI412: 22U_0603, 6.3V6M
- PCI413: 22U_0603, 6.3V6M
- PCI414: 22U_0603, 6.3V6M
- PCI415: 22U_0603, 6.3V6M
- PCI416: 22U_0603, 6.3V6M
- PCI417: 22U_0603, 6.3V6M
- PCI418: 22U_0603, 6.3V6M
- PCI419: 22U_0603, 6.3V6M



The diagram also includes labels for 'Down size' and 'VGA_CORE'.

```
+NVVDD
10uF_0603  X21+2
1uF_0402   X 13+2
```

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	VGA DECOUPLING	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					VGA CORE	0.3
				Date:	Friday, July 06, 2018	Sheet 66 of 69

Module model information

RT8237E_single_V2.mdd for Single layer
RT8237E_dual_V2.mdd for Dual layer



Version
change list
(P.I.R. List)

Item	Reason for change	PG#	Modify List	Date	Phase
1	F A ESuggest BoostCAP change to0402 size	59	PC703 & PC717 fr om 0.1U0201 10V6K change to 0.1U0402 25V6	1/22	SDV
2	EMISuggest ,U nmoun tSnubbe r	63	Unnmoun tPR803 PR819 PR830 PC807 PC818 PC826	1/31	SDV
3	RF Suggest , Mbun tSnubbe r		Mbun t PC315 PR318 PC412 PR409 PC413 PR410 PC606 PR603 , PC714 PR711 PC702 PR702 PCZ59 PRZ81 PCZ80 PRZ88 PCZ60 PRZ82 PCZ99 , PRZ94 PCZ79 PRZ87 PCZ90 PRZ91 PC807 PR803 PR819 PC818 PC826 PR830 PC1310 PR1305	1/31	SDV
4	Po werdes ɔgn YR HOT# pull high atH W side	60	Unnmoun tPR123	1/31	SDV
5	MICC D ownsie		PC302 PC303 PC310 PC311 PC312 PC407 PC405 PC503 PC504 PC705 PC718 from10 U0805 25V6K change to10 U0603 25V6 M PCZ59 PCZ60 PCZ79 PCZ80 PCZ90 PCZ99 PC412 PC413 RF @) PC208 ,PC315 PC702 PC714 RF @) PC807 PC818 PC826 @ EMI@)from0805 change to0603 \$E074681K80 PC416 from0805 change to 4.7U0603 25V6K \$E000013880) PC505 &PC1306 from 0.1U0603 25V7K change to 0.1U0402 25V7K \$E00000 W210)	02/02	SDV
6	Comm on P/N for ohe rpart, for2nd	56	PD801 fr om SCS00008E00 chang r toSCS00001200 PQ802 ,PQ1302 fr om SB00000ST00 chang r toSB0000009 Q80	02/02	SDV
7	ME interfeence	65	PC1471 fr om \$GA00009S00 (D1) chang r to \$GA00006A00 (D3) PL502 Change to SH00001 D00 H= 2nm)	02/07	SDV
8	Po werdes ɔgn Rese ved PR CCHO T 0oh m for t est	56	PR317 fr omR -SHORT change to 0oh m	02/08	SDV
9	Part Coun tReduce		PR90 PR94 PR107 PR111 PR114 PR117 PR165 PR166 PR331 ,PRZ93 ,PR110 ,PR103 from 0oh mchange to RSHORT Re move PRZ93	02/08	SDV
10	Rese ved , forCurren t rating	56	A d d PQ810 ,PQ811 AON7380 DFN8X3 -8-5	02/09	SDV
11	CP UVTT intepose r t est ad just	61	PRZ79 ,PRZ77 ,PRZ86 ,PRZ83 ,PRZ89 from 39_0603_1 %change to 47_0603_1 % PR102 from 27 4K_0402_1 % chang r to25 5K PC111 from 0015U_0402 25V7K chang r to 001U PC113 from 150P_0402 50V8 J chang r to47P PR95 from 143K_0402_1 % chang r to 133K PR120 from 24 3K_0402_1 % chang r to25 5K PR135 PR137 PR140 PR145 from113K_0603_1 % chang r to118K PR139 from75K_0603_1 % chang r to84 5K	02/09	SDV
12	Po werdes ɔgn , for GPU PR CCHO T	56	Add PR338 ,PQ814 ,PQ815 PR340	02/22	SDV
13	H Wsequence	66	PR1313 from10k change to 0oh m J nmoun t PC1312 PR1304 from 0oh m change to10k ,Mbun tPC1301	02/22	SDV
14	S ource Bead) change tone w cmm on part		PLZ1 PLZ2 PL201 PL202 PL401 PL411 PL501 PL801 PL802 PL1301 PL203 PL204 From SM01000P200 change to SM01000 U600 , S SUPPRE 5A Z80 20 M0805	02/26	SDV
15	The rmal t est M /B tempe ratureove r85 , MICC formX5R change toX6S	64	PC803 PC804 PC812 PC813 PC823 PC824 PC1304 PC1305 From10 U25V KX5R 0805 H125 change to SE000010S00 ,10 U25V KX6S 0805 H125	02/26	SDV
16	GPU RGD add 3300PF ,To avo id signa l drit ch	64	Add PC830	02/26	SDV
17	Change toComm on source	62	PRZ77 PRZ79 PRZ83 PRZ86 PRZ89 change to SD000006T80	03/06	SDV
18	MICC D ownsie		PC520 PC1314 PC1426 PC1438 fr om 1U 63V KX5R 0402 change to 1U 63V MX5R 0201 .& add PC525 PC1318 PC1479 PC1480 PC713 PC726 PC711 PC724 PCZ100 from 2.2U 63V M X5R 0402 change to 2.2U 63V M X5R 0201 & add PCZ102 PC727 PC728 , PC521 PC1313 PC1422 PC1423 from 4.7U 63V KX5R 0603 change to 4.7U 63V M X5R 0402 .Add PC526 PC1319 . PC506 PC507 PC1401 PC1411 PC1439 PC1459 from10 U 63V M X5R 0603 change to10 U 63V M X5R 0402 Add PC1478 PC1481 PC1482	03/19	SIT
19	Po werdes ɔgn	56	PQ806 FromAON7752 change toAON7506	04/16	SIT
20	CP UVTT intepose r t est ad just	61	Mbun tPC125 PC128 & change to 82P_0402 50V8 J PC130 from 01U_0402 25V6 chang r to 022U_0402 25V6K Un nmoun tPC930 PC902 PC910 PC914 PC1083 PC935 PC906 PC907 PC941 PC1081 PC1082 PC932 PC922 PC929	04/16	SIT
21	P owerdes ɔgn	57	Add PC417 & PC418 ,10 U0603 P Z101 PCZ51 & PCZ52 change to47 U25V M 63X5 .4	04/19	SIT
22	HWSuggest	57	Add PR420 PR421 PR422 PR424	04/25	SIT
23	Po werdes ɔgn	56	Unnmoun tPR340	04/27	SIT
24	HWSuggest	56	Add + 12V PGne t at PU501 ph10 .PR829 change to10K	05/14	SVT
25	MICC D ownsie		P Z11 ,PC724 PCZ100 PC713 &PC726 change to 2.2U 63V MX5R 0402 (\$E000008880)	05/22	SVT
26	ME	63	P Z101 PCZ51 & PCZ52 change to33 U25V _NC 63X4 .5	06/06	SVT
27	HWSuggest	61	PR714 change to16 5K ,PR401 change to14K		
28	HWSuggest	63	Re move PRZ97 PRZ98 PRC99 PR851 & PR852		
29	170 Wadap terdes ɔgn	57	Add PQ816 (EMP21 N03)		
30	A ousticno ise issue	64	PCZ96 PCZ98 change to \$GA00003 N00 470 U2V Y XL		
31	HWSuggest	58	Mbun tPR424		

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	PIR (PWR)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DESIGN MANAGEMENT AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Rev 0.3
				Date:	Friday, July 06, 2018
				Sheet	68 of 69

Page 1 of 1 for
EE

[illegible]

Security Classification	Compal Secret Data			Compal Electronics, Inc.			
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	PIR (EE)		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document	Number	Rev
				Custom			0.3
				Date:	Friday, July 06, 2018		Sheet